We demonstrate through a combination of RTL simulations and actual chip measurements, an 8-12X improvement in response time coupled with up to 34% throughput improvement, compared with existing state-of-the-art centralized power management schemes. Finally we also demonstrate a novel hybrid